Integrated Block-Processing and Design-Space Exploration in Temporal Partitioning for RTR Architectures

نویسندگان

  • Meenakshi Kaul
  • Ranga Vemuri
چکیده

We present an automated temporal partitioning and design space exploration methodology that temporally partitions behavior speci cations. We propose block-processing in the temporal partitioning framework for reducing the recon guration overhead for partitioned designs. Block-processing is a technique used traditionally in the area of parallel compilers, for increasing the computation speed by processing several inputs simultaneously. Block-processing technique has been integrated with task-level design space exploration to achieve designs that justify temporal partitioning of systems. An ILP-based methodology has been proposed to solve this problem. We present experimental results for the Discrete Cosine Transform (DCT).

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Temporal Partitioning for RTR Architectures ?

We present an automated temporal partitioning and design space exploration methodology that temporally partitions behavior speciications. We propose block-processing in the temporal partitioning framework for reducing the reconngura-tion overhead for partitioned designs. Block-processing is a technique used traditionally in the area of parallel compilers, for increasing the computation speed by...

متن کامل

Automated RTR Temporal Partitioning for Reconfigurable Embedded Real-Time System Design

We present an automated temporal partitioning applied on the data-path part of an algorithm for the reconfigurable embedded system design. This temporal partitioning, included in a design space exploration methodology, uses trade-offs in time constraint, design size and FPGA device parameters (circuit speed, reconfiguration time). The originality of this partitioning is that it minimize the num...

متن کامل

Tightly Integrated Design Space Exploration with Spatial and Temporal Partitioning in SPARCS

This paper describes the tight integration of design space exploration with spatial and temporal partitioning algorithms in the SPARCS design automation system for RCs. In particular, this paper describes a novel technique to perform efficient design space exploration of parallel-process behaviors using the knowledge of spatial partitioning. The exploration technique satisfies the design latenc...

متن کامل

Combined Temporal Partitioning and Scheduling for Recon gurable Architectures

Dynamically Reconngurable processors are becoming increasingly viable with the advent of modern eld-programmable devices. A key feature of dynamically reconngurable FPGAs is that the logic, and interconnect is time-multiplexed. This enables the implementation of large circuits by partitioning the speciication into multiple segments, that execute one after the other on the reconngurable processo...

متن کامل

Êùò¹ììññ Êêêóò¬¬ùööøøóò Ø Ððòü´´òúúøø

Run-Time Recon guration (RTR) provides a powerful, but essentially untapped mode of operation for SRAM-based FPGAs. Research over the last decade has indicated that RTR can provide substantial bene ts to system designers, both in terms of overall performance and in terms of design simplicity. While RTR holds great promise for many aspects of system design, it has only recently been considered f...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1999